

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
19 April 2001 (19.04.2001)


PCT

(10) International Publication Number
WO 01/28086 A1

- (51) International Patent Classification⁷: **H03F 1/30** (74) Agent: **MOORE, Stanley, R.;** Jenkins & Gilchrist, P.C.,
1445 Ross Avenue, Suite 3200, Dallas, TX 75202-2799
(US).
- (21) International Application Number: **PCT/US00/27199**
- (22) International Filing Date: **3 October 2000 (03.10.2000)** (81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ,
DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,
TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (25) Filing Language: **English**
- (26) Publication Language: **English**
- (30) Priority Data:
09/415,524 8 October 1999 (08.10.1999) US (84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,
IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG,
CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- (71) Applicant: **ERICSSON INC.** [US/US]; 7001 Develop-
ment Drive, P.O. Box 13969, Research Triangle Park, NC
27709 (US).
- (72) Inventors: **BLAIR, Cynthia**; 109 Village Lane, Morgan
Hill, CA 95037 (US). **SJODEN, Henrik**; 15152 Lassen
Way, Morgan Hill, CA 95037 (US).
- Published:
— With international search report.

[Continued on next page]

(54) Title: **COMPENSATION CIRCUIT AND METHOD FOR A POWER TRANSISTOR**



(57) Abstract: A circuit and method are disclosed for biasing a power transistor to offset unwanted variations in the operating characteristics thereof. The circuit includes a correction transistor having the same device structure as the structure of the power transistor. In addition, one or more dimensions of the correction transistor is scaled relative to corresponding dimension of the power transistor. The correction transistor is biased so that the ratio of drain currents of the correction transistor and the power transistor is the same as the size ratio thereof. In this way, the output signal of the correction transistor is based upon an unwanted variation in the operating characteristics of the power transistor. The output terminal of the correction transistor is amplified and coupled to the control terminal of the power transistor so that the bias signal applied to the control terminal thereof offsets the unwanted variation in the operating characteristics of the power transistor.

WO 01/28086 A1



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

**COMPENSATION CIRCUIT AND METHOD
FOR A POWER TRANSISTOR**

BACKGROUND OF THE INVENTION

Technical Field of the Invention

The present invention relates to a compensation circuit for a power transistor, and particularly to a compensation circuit for biasing a power transistor to offset unwanted variations in the operating characteristics thereof.

Background of the Invention

Power transistors have been utilized for years in providing relatively sizeable current levels for applications in a number of markets, such as audio, video, consumer, multi-media and wireless communications. Concerning wireless communications, power transistors are commonly used in amplification stages for radio base station amplifiers and other radio frequency (RF) applications. Such transistors, when used for power amplification at high frequencies, need to meet numerous detailed requirements for output power, gain, robustness, efficiency, stability, bandwidth, etc., at a specified supply voltage and operating frequency.

At least one type of power transistor utilized in power applications is a field effect transistor and particularly a MOS transistor. Like the performance of most all transistors, the operating characteristics of MOS power transistors are affected by a number of conditions and/or phenomenon. Temperature and process variations may cause changes in the operating characteristics of a power transistor. In addition, MOS transistors, such as lateral diffused MOS (LDMOS) transistors, may exhibit gate oxide charging over time. Specifically, electrons in the channel region of a MOS transistor can be accelerated by the source-drain electric field, surmount the channel region-gate oxide interfacial barrier and become trapped in the gate oxide region of the MOS transistor. The trapped electrons in the gate oxide region change the device characteristics of the MOS transistor, including shifting the threshold voltage thereof. For an enhancement mode MOS transistor, the threshold voltage increases as the number of charges in the gate oxide region increases. This shift in the threshold voltage of a MOS transistor may cause a dramatic change in the quiescent current level thereof. A change in the quiescent current level effects the overall linearity performance and small signal gain of the MOS

transistor. As can be seen, there is a need to account for changes in the performance of MOS transistors caused by any of a number of phenomenon.

5 SUMMARY OF THE INVENTION

The present invention overcomes the shortcomings in prior circuits and systems and thereby satisfies a significant need for a bias circuit for a power transistor which compensates for one or more changes in
10 the operating characteristics of the power transistor while biasing the power transistor. The bias circuit biases the gate terminal of the power transistor so that the power transistor performs as intended. The bias circuit includes a correction transistor which has
15 a similar device structure to the device structure of the power transistor. The correction transistor may be fabricated on the same semiconductor substrate as the power transistor or on a semiconductor substrate that is subjected to the same semiconductor fabrication
20 techniques as the semiconductor substrate in which the power transistor is formed. The correction transistor is biased in a manner that is similar to the biasing of the power transistor. As a result, the operating characteristics of the correction transistor
25 substantially mirror the operating characteristics of

the power transistor. By making the output bias voltage of the bias circuit a function of the operating characteristics of the correction transistor, the output bias voltage applied to the power transistor provides a correction to offset unwanted variations in the operating characteristics of the power transistor.

A preferred embodiment of the present invention includes an operational amplifier. An input terminal of the operational amplifier is coupled to the output terminal of the correction transistor. The output of the operational amplifier is coupled to the control terminal of the power transistor. In this way, changes in the operating characteristics of the correction transistor (which mirror the operating characteristics of the power transistor) alters the input of the operational amplifier so that the output signal thereof that is applied to the control terminal of the power transistor compensates for the changes in the operating characteristics of the power transistor. In other words, the voltage appearing on the control terminal of the power transistor is changed to offset undesirable changes in the operating characteristics of the power transistor.

BRIEF DESCRIPTION OF THE DRAWINGS

A more complete understanding of the system and method of the present invention may be obtained by reference to the following Detailed Description when
5 taken in conjunction with the accompanying Drawings wherein:

Figure 1 is a schematic diagram of a preferred embodiment of the present invention; and

Figure 2 is a schematic diagram of another
10 embodiment of the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EXEMPLARY EMBODIMENTS

15 The present invention will now be described more fully hereinafter with reference to the accompanying drawings in which a preferred embodiment of the invention is shown. This invention may, however, be embodied in many different forms and should not be
20 construed as being limited to the embodiment set forth herein. Rather, the embodiment is provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.

Referring to Figure 1, there is disclosed a bias circuit 1 according to a preferred embodiment of the present invention. Bias circuit 1 is adapted to provide a bias voltage to the control terminal of a power transistor 2. Power transistor 2 is described below and illustrated in the drawings as a radio frequency (RF) power MOS transistor which amplifies an RF input signal. It is understood that power transistor 2 may be used in conjunction with bias circuit 1 in other applications as well. It is further understood that power transistor 2 may be another type of power transistor. In the RF application, an RF input signal is received and passes through capacitor C1 which blocks the DC signal thereof. Matching circuit T1, made up of one or more micro-strip lines and on zero or more capacitors and connected between capacitor C1 and power transistor 2, matches the system impedance seen at the gate terminal of power transistor 2 to the input impedance thereof. Similarly, matching circuit T3, connected to the drain terminal of power transistor 2, matches the system impedance seen at the drain of power transistor 2 to the output impedance thereof. Capacitor C2, connected in series with matching circuit T3, blocks the DC signal component generated by the output signal of power transistor 2.

The drain of power transistor 2 is coupled to the Vdd reference voltage via transmission line T4, which may be a quarter wave line of a relatively high impedance that is shorted at the frequency of operation by capacitor C5 and at lower frequencies by capacitors C3 and C11. Consequently, transmission line T4 has little effect over the operation of power transistor 2 at the frequency of interest while providing the Vdd reference voltage thereto.

A low pass filter, made up of ferrite beads FB1 and FB2 and capacitors C6, C9 and C10, is connected between the Vdd reference and transmission line T4 and isolates power transistor 2 from the Vdd reference.

As stated above, bias circuit 1 generates a DC bias voltage level which is applied to the gate terminal of power transistor 2 so as to offset undesirable changes in the device operating characteristics thereof. In particular, bias circuit 1 utilizes a correction transistor 3 which is adapted to have substantially similar operating characteristics and/or device characteristics to the operating/device characteristics of power transistor 2. Correction transistor 3 preferably possesses the same device structure as power transistor 2. Power transistor 2 and correction transistor 3 may be LDMOS transistors.

Further, in order to closely match the device characteristics of power transistor 2, correction transistor 3 may be fabricated in the same semiconductor substrate in which power transistor 2 is fabricated. Alternatively, correction transistor 3 may be fabricated in a different semiconductor substrate from power transistor 2 using the same fabrication process in which power transistor 2 is fabricated. With bias circuit 1 biasing correction transistor 3 similarly to the biasing of power transistor 2 and utilizing correction transistor 3 in generating the DC bias voltage to bias power transistor 2, the DC bias voltage is dependent upon changes in the operating characteristics of correction transistor 3 and power transistor 2.

In a preferred embodiment of the present invention, one or more dimensions of correction transistor 3 are scaled relative to the corresponding dimensions of power transistor 2. For example, dimensions of correction transistor 3 are scaled to be a substantially small fraction of the size of the corresponding dimensions of power transistor 2. In this way, correction transistor 3 is capable of substantially mirroring power transistor 2 without

occupying sizeable silicon space or dissipating a significant amount of power.

Bias circuit 1 includes resistors R9 and R10 which bias the gate terminal of correction transistor 3. The resistance values of resistors R9 and R10 are chosen to generate a drain current for correction transistor 3 such that the ratio of the drain current of correction transistor 3 to the drain current of power transistor 2 is substantially the same as the ratio of the size of correction transistor 3 to the size of power transistor 2. A parallel combination of resistors R11 and R12 of bias circuit 1 preferably serves as pull-up devices for correction transistor 3. As can be seen, the drain output voltage of correction transistor 3 varies depending upon changes to the operating characteristics thereof.

According to a first preferred embodiment of the present invention, bias circuit 1 includes an operational amplifier 4. Operational amplifier 4 is configured as an amplifier circuit having a non-inverting closed loop gain. Resistors R5, R7 and R8 are connected to operational amplifier 4 and set the closed loop gain thereof. Resistor R5 has a first terminal connected to the non-inverting input of operational amplifier 4. Resistor R6 has a first

terminal connected to a second terminal of resistor R5 and a second terminal connected to the ground potential. Resistor R7 has a first terminal connected to the inverting input of operational amplifier 4 and a second terminal connected to the output thereof. Capacitors C16 (connected to resistor R5) and C18 (connected in parallel with resistor R7) substantially eliminate noise induced into bias circuit 1. Capacitor C17, connected between the Vdd reference for operational amplifier 4 and ground, serves as a bypass capacitor for the supply voltage signal applied to operational amplifier 4. Resistors R1 and R6 serve as a voltage divider in setting a voltage level on the non-inverting input of operational amplifier 4.

Bias circuit 1 further includes resistor R13 which is connected between the drain of correction transistor 3 and the second terminal of resistor R5. Providing resistor R13 between the drain of correction transistor 3 and the non-inverting input of operational amplifier 4 causes the drain voltage of correction transistor 3 to be seen at the input of operational amplifier 4.

Series-connected resistors R3 and R4 are coupled at one end to the output of operational amplifier 4. Resistors R2, R3 and R4 form a voltage divider to reduce the voltage from the output of operational

amplifier 4 to the desired level. Inductor L1 and transmission circuit T2, connected between resistor R3 and the input of transmission circuit T1, provide a low impedance DC path to power transistor 2 and a substantially high impedance path at the frequency of operation in order to block the RF input signal. Capacitor C4 is connected to resistor R3 to short any residual RF signaling which may appear at resistor R3.

One benefit of bias circuit 1 according to the preferred embodiment of the present invention described above is that because operational amplifier 4 has a relatively high input impedance, there is a much broader choice of resistance values for resistors R6, R11, R12 and R13.

It is understood that if power transistor 2 and correction transistor 3 are thermally linked, then bias circuit 1 is capable of providing a bias signal to the gate terminal of power transistor 2 that offsets or compensates for variations in the operating characteristics of power transistor 2 caused by the operating temperature of power transistor 2.

Bias circuit 1 may further include a regulator circuit 5 which receives the Vdd supply and provides a regulated reference voltage level that is used to power operational amplifier 4.

In use, a change in the operating characteristics of power transistor 2 similarly occurs in the operating characteristics of correction transistor 3. In the event the change includes an upward shift in the threshold voltage of power transistor 2 and correction transistor 3 due to the trapping of charges in the gate oxide region of power transistor 2 and correction transistor 3, respectively, the drain current in both power transistor 2 and correction transistor 3 will decrease proportionally. The decrease in the drain current of correction transistor 3 results in an increase in the drain voltage thereof, which increases the voltage appearing on the non-inverting input of operational amplifier 4. The output of operational amplifier 4 thereby increases, which increases the DC voltage appearing on the gate terminal of power transistor 2. The increased gate voltage causes an increase in the drain current of power transistor 2. Because the increase in the gate voltage is based upon the change in the operating characteristics of power transistor 2 and correction transistor 3, the change in operating characteristics (drain current decrease) of power transistor 2 is offset or compensated by a substantially equal amount (drain current increase) such that the operating characteristics of power

transistor 2 are maintained at the desired levels.

Another embodiment of the present invention is illustrated in Figure 2. In bias circuit 10, resistor R1, which provided a primary bias voltage to operational amplifier 4 in bias circuit 1, provides a primary bias voltage to power transistor 2 via resistor R3, inductor L1 and transmission circuit T2. Capacitors C14 and C15, which are connected to the gate and drain terminals of correction transistor 3, respectively, quell stray RF amplification in correction transistor 3. Parallel-connected pull-up resistors R11 and R12 connect the drain terminal of correction transistor 3 to the Vdd reference. The drain voltage of correction transistor 3 is provided to the primary bias circuitry of power transistor 2 through resistor R4. Correction transistor 3 is sized and dimensioned relative to power transistor 2 so as to be a scaled version thereof. As with correction transistor 3 of bias circuit 1, the gate terminal of correction transistor 3 in bias circuit 10 is biased by resistors R9 and R10 so that the ratio of the drain current of correction transistor 3 to the drain current of power transistor 2 is substantially the same as the ratio of the size of correction transistor 3 to the

size of power transistor 2. In this way, the output (drain) voltage of correction transistor 3 provides an offset or correction voltage that accounts for unwanted variations in the operating performance of correction transistor 3 and power transistor 2. This offset or correction voltage is added to the primary bias voltage generated by resistor R1 and the resulting bias voltage is applied to the gate terminal of power transistor 2. Consequently, the resulting bias voltage appearing on the gate terminal of power transistor 2 corrects for unwanted variation in the operating performance of power transistor 2 so that power transistor 2 performs as desired.

The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.

What is claimed is:

1. A biasing circuit for a power transistor, comprising:

a correction transistor having a device structure which is substantially the same as the device structure of the power transistor; and

a circuit for biasing a control terminal of the correction transistor so that operating characteristics of the correction transistor are substantially similar to the operating characteristics of the power transistor, an output of the correction transistor being coupled to the gate terminal of the power transistor so that the signal appearing on the gate terminal of the power transistor compensates for a variation in the operating characteristics of the power transistor.

2. The biasing circuit of claim 1, wherein:

the power transistor and the correction transistor are MOS transistors.

3. The biasing circuit of claim 1, wherein:

the power transistor and the correction transistor are LDMOS transistors.

4. The biasing circuit of claim 1, further comprising:

an amplifier circuit having an input connected to the output terminal of the correction transistor and an output coupled to the control terminal of the power transistor.

5. The biasing circuit of claim 4, further comprising:

a voltage divider connected between the output of the amplifier circuit and the control terminal of the power transistor.

6. The biasing circuit of claim 5, further comprising:

a low pass filter circuit, connected between the voltage divider and the control terminal of the power transistor.

7. The biasing circuit of claim 1, further comprising:

at least one pull-up device connected between a drain terminal of the correction transistor and a voltage reference.

8. The bias circuit of claim 1, wherein:

one or more dimensions of the correction transistor are scaled relative to corresponding dimensions of the power transistor.

5

9. The bias circuit of claim 8, wherein:

the ratio of the current level of the correction transistor to the current level of the power transistor is substantially the same as the ratio of the dimensions of the correction transistor to the corresponding dimensions of the power transistor.

10

10. The bias circuit of claim 1, wherein:

the power transistor receives an RF input signal at the control terminal thereof and generates an RF output signal.

15

11. The bias circuit of claim 10, wherein:

a drain terminal of the power transistor is coupled to a reference voltage.

20

12. The bias circuit of claim 1, further comprising:

a voltage divider connected between an output terminal of the correction transistor and the control terminal of the power transistor.

13. The bias circuit of claim 1, further comprising:

an operational amplifier having an input connected to the output terminal of the correction transistor and an output coupled to the control terminal of the power transistor.

14. A method for biasing a power transistor, comprising the steps of:

substantially mirroring operating characteristics of the power transistor;

generating a bias signal based upon the mirrored operating characteristics; and

coupling the bias signal to the control terminal of the power transistor to compensate for a variation in the operating characteristic of the power transistor.

15. The method of claim 14, wherein the step of mirroring comprises the step of:

generating an electrical signal which mirrors a current level of the power transistor.

5

16. The method of claim 15, wherein:

the step of generating a bias signal comprises the step of amplifying the electrical signal to create an amplified electrical signal; and

10

the step of coupling comprises the step of coupling the amplified electrical signal to the control terminal of the power transistor.

17. The method of claim 15, wherein:

15

the step of generating an electrical signal further comprises the step of scaling the electrical signal.

18. The method of claim 14, wherein:

20

the step of mirroring comprises the step of substantially mirroring a threshold voltage shift of the power transistor; and

the step of generating a bias signal generates the bias signal to offset the threshold voltage shift of the power transistor.

25

19. An amplifier circuit, comprising:

a first transistor having a control terminal coupled to receive a radio frequency input signal and an output terminal which provides a radio frequency output signal based upon the radio frequency input signal;

a pull-up device connected to the output terminal of the first transistor; and

a bias circuit, coupled to the control terminal of the first transistor, for generating a bias signal that biases the first transistor to amplify the radio frequency input signal, the bias circuit including a correction transistor having operating characteristics which substantially mirror the operating characteristics of the first transistor, the bias signal being dependent upon the operating characteristics of the correction transistor to compensate for a change in an operating characteristic of the first transistor.

20. The amplifier circuit of claim 19, wherein:
the device structure of the correction transistor is substantially the same as the device structure of the first transistor.

21. The amplifier circuit of claim 20, wherein:
at least one dimension of the correction
transistor is scaled relative to the corresponding
dimension of the first transistor.

5

22. The amplifier circuit of claim 19, wherein:
the bias circuit includes an operational amplifier
having an input connected to the output terminal of the
correction transistor and an output coupled to a
control terminal of the first transistor.

10

23. The amplifier circuit of claim 22, wherein:
the operational amplifier has a non-inverting
closed loop gain.

15

24. The amplifier circuit of claim 19, wherein:
the correction transistor and the first transistor
are MOS transistors.

20

25. The amplifier circuit of claim 24, wherein:
the correction transistor and the first transistor
are LDMOS transistors.

26. The amplifier circuit of claim 24, wherein:

changes in the operating characteristics of the correction transistor due to gate oxide charging are reflected in the bias signal generated by the bias circuit so as to offset changes in the operating characteristics of the first transistor due to gate oxide charging.

27. The amplifier circuit of claim 19, wherein:

the first transistor and the correction transistor have substantially the same temperature characteristics; and

changes in the operating characteristics of the correction transistor due to temperature are reflected in the bias signal generated by the bias circuit so as to offset changes in the operating characteristics of the first transistor due to temperature.




FIG. 1




FIG. 2

INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/27199

A. CLASSIFICATION OF SUBJECT MATTER

IPC 7 H03F1/30

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 625 822 A (MITSUBISHI ELECTRIC CORP) 23 November 1994 (1994-11-23) page 4, line 9 -page 9, line 12; figures 1-6	1,8-11, 14-18, 20,21
A	EP 0 601 410 A (SONY CORP) 15 June 1994 (1994-06-15) column 4, line 40 -column 8, line 47; figure 1	4,6,13, 22
A	US 5 164 679 A (DITTMER TIMOTHY W) 17 November 1992 (1992-11-17) column 2, line 55 -column 5, line 12; figure 2	4,6,13, 22

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
- *G* document member of the same patent family

Date of the actual completion of the international search

21 December 2000

Date of mailing of the international search report

02/01/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2260 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Tyberghien, G

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 00/27199

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0625822 A	23-11-1994	JP 6334445 A	02-12-1994
		DE 69408362 D	12-03-1998
		DE 69408362 T	24-09-1998
		US 5412235 A	02-05-1995
EP 0601410 A	15-06-1994	JP 6177658 A	24-06-1994
		DE 69315042 D	11-12-1997
		DE 69315042 T	04-06-1998
		US 5406225 A	11-04-1995
US 5164679 A	17-11-1992	CA 2084925 A,C	09-07-1993
		FR 2687866 A	27-08-1993
		IT 1271910 B	10-06-1997